

Attorney Docket No. 062986.0174

10 'N1' CHIP CPU IQ INT 22 24 -12 20-FLT PT PC MAP TRIGGER CONTROLL FR PROGRAM TRACE INVISIBLE RECORDER INSTRUCTION DATA CACHE SIGNALS -512 x 72-BIT CACHE INSIDE CHIP Ιį RAM 1 1 16 26 14 1 i İΙ SYSTEM SECONDARY CACHE INTERFACE 17 18 LOGIC ANALYZER ETC VISIBLE EXTERNAL SYSTEM SIGNALS CACHE BUS FIG. 1

26 / <u>5</u>12 71:70 SIGNALS TO BE 69:64 CAPTURED 512 x 72 BIT RAM 63:32 CZOTCaptureArrOut CZ0E3IntDataOut FROM [31:0] RegFile 31:0 WrEn 32 ADDRESS 111 CONTROL LOGIC MemSel=5 MeMSel=0 MemSel=6 17 CIBit MemSel=7 **GEnable** MemSel CAldx 22 30 MemSel=12~14 MemSel=3 MemSel=2 MemSel=1 MTCO-32 31 31 CONTROL OrderMap nhlMask InhiMask CAPTURE 32 34 36 38 MFO READ FIG. 2 OUTPUT



INTEGRATED CIRCUIT Inventors: Kenneth C. Yeager, et al Attorney Docket No. 062986.0174






FIG. 5




FIG. 6

TrigAddr[31] TrigAddr[30] TrigAddr[3] TrigAddr[4] TrigAddr[2] MuxOut[31] MuxOut[30] MuxOut[4] MuxOut[3] MuxOut[2] DecSel TrigAddr[1]-[VA[1] TrigAddr[0] = IVA[31:2] HighMatch [VA[0] Decoded[3] Decoded[2] LowMatch Decoded[1] Decoded[0] TrigAddr[1] IVA[1] **IVAMatch** TrigAddr[0] IVA[0] SkipN IntervalTrigger Count<N Count<N Inh CZ2WtchTrigger □ TriggerMask GRADUATES □ Trigger GR0TAGrad0r CpuHang FIG. 7 RESET -NCycleTrigger TrigCntReset

